Abstract. Accurate evaluation of delays of combinatorial circuits is crucial in circuit verification and design. In this paper we present a logical approach to timing analysis which allows us to compute exact stabilization bounds while proving the correctness of the boolean behavior.
Introduction
Accurate evaluation of delay times of combinatorial logic components is crucial in circuit verification and design [4, 8] . For example, it is fundamental in determining the clock rate. Thus, various timing analysis methods have been developed in the literature for detecting different kinds of delays, as worst case or minimum delays, as well as for evaluating exact data-dependent delays (see [4, 8] for a discussion). In traditional approaches, timing analysis does not take into account data dependencies. In this way false paths, i.e., paths that cannot be activated by any input, may be detected and false path elimination is necessary to ensure accurate timing analysis. Moreover, many approaches model worst case and minimum gate delays as constants, while such delays may depend on the rising and falling times of the input signals and more accurate gate models are needed [4] .
Among the timing analysis methods that have been developed in the literature, here we consider the logically based ones, see, e.g., [1, 2, 5, 7, 8] . Their logical nature automatically excludes false paths, since they are based on sound logical semantics. A semantics represents an abstraction from the physical details, and takes into account only aspects that are relevant for a given kind of analysis. For example, if we are only interested in the functional analysis of a combinatorial logic network, models based on Classical Logic are sufficient, while three valued logic allows us to take into account unstable or unknown signals [2] . Models based on Intuitionistic Logic and on Lax Logic have been proposed in [7, 8] ; they support in a uniform way both functionality analysis and input-dependent timing analysis with accurate gate models for combinatorial circuits.
In this paper we consider a modification of the approaches based on Intuitionistic and Lax logic. The main differences are in the adopted propositional language and in the formalization of time bounds. We consider optimal (exact) time bound evaluation for any kind of formulas, while the aforementioned approaches consider optimal bounds for restricted classes of formulas. Moreover, for suitable restrictions on waveforms, we have a completeness result for the logic F Cl , which is a maximal axiomatizable and decidable intermediate logic [10] .
In Section 2 we introduce and briefly discuss waveforms, and we define our propositional language and its waveform interpretation. In Section 3 we introduce time bounds and a constructive semantics based on time bounds. A calculus ND that is valid with respect to such a semantics is presented in Section 4. In Subsection 4.1 we prove the main result to extract a function calculating exact delays from proofs of ND and in Subsection 4.2 we apply it to an example; we also show that proofs of Classical Logics are inadequate to accomplish such an analysis. Finally, in Section 5 we briefly discuss the logical aspects of the proposed semantics.
Waveforms and Circuits
In the logical approach to circuit analysis a semantics represents an abstraction from the physical details and takes into account aspects that are relevant for a given kind of analysis, disregarding other aspects. To give an example, let us consider the gates INV and NAND of Figure 1 ; their behavior is specified by the following formulas of Classical Logic
INV(x, y) ≡ (x →¬y) ∧ (¬x → y)
(1) NAND(x, y, z) ≡ (x ∧ y →¬z) ∧ (¬x ∨ ¬y → z) (2) Indeed, the truth table of INV(x, y) represents the input/output behavior of the INV gate assuming x as input and y as output. Analogously, NAND(x,y,z) represents the NAND gate, where x and y are the inputs and z is the output. Similarly, the classical behavior of the XOR circuit is specified by the formula
where x and y represent the inputs and z the output. Classical semantics allows us to study the input/output behavior of combinatorial circuits, but does not allow us to represent temporal information about the stabilization properties of the circuits. Indeed, a more realistic description of the XOR circuit of Figure 1 should consider the instant at which the signals become stable and the delays in the propagation of signals; e.g., an "informal" characterization of the behavior of the above circuit should be as follows:
(a stable to 1 at t 1 ) and (b stable to 0 at t 2 ) or (a stable to 0 at t 1 ) and (b stable to 1 at t 2 ) ⇒ (g stable to 1 at F (t 1 , t 2 )) (a stable to 1 at t 1 ) and (b stable to 1 at t 2 ) or (a stable to 0 at t 1 ) and (b stable to 0 at t 2 )
where F and G are functions from N 2 in N and N represents discrete time. To formalize this, we need to introduce some notions. As in [8, 9] , a signal is a discrete timed boolean function σ ∈ N → B. A circuit is characterized by a set S of observables (the atomic formulas of our language) and a waveform is a map V ∈ S → (N → B) associating with every observable a signal. A waveform represents an observable property of a circuit C, and an observable behavior of C is described by a set of waveforms.
As an example, to represent the XOR circuit of Figure 1 , we need the set of observables {a, b, c, d, e, f, g} representing the connections between the gates of the circuit. A waveform represents a possible behavior of the circuit. For example Figure 2 describes a waveform for the NAND circuit. It puts in evidence that the output z rises to 1 at time t 2 with a certain delay δ 1 with respect to the time t 1 where the input x falls to 0. On the other hand, the output z falls to 0, and stabilizes to 0, at time t 6 , with a certain delay δ 2 with respect to the time t 5 where both the inputs are stable to 1. We remark that δ 1 = δ 2 ; indeed, in a realistic description the delays are input dependent. Since we are interested in studying stabilization properties of a circuit, we consider only waveforms that stabilize at some time. In particular, we introduce the following notions of stabilization for a waveform:
1. V is stable iff, for every a ∈ S and for every t ∈ N, V (a)(t) = V (a)(0); 2. V is eventually stable iff, for every a ∈ S, there exists t ∈ N such that, for every k ≥ t, V (a)(k) = V (a)(t).
We denote with Stable the set of all the stable waveforms and with EStable the set of all the eventually stable waveforms.
To express stabilization properties of waveforms and behaviors, we use a propositional language L S based on a denumerable set of observables S = {a, b, c 1 , c 2 , . . . }. Formulas of L S are inductively defined as follows: for every a ∈ S, a is an atomic formula of
We say that a waveform V validates a stabilization property A at time t, written t, V A, if one of the following conditions holds:
It is easy to check that t, V A implies h, V A, for all h ≥ t. For a atomic, a and ¬a denote the stability of the observable signal V (a) (at time t, with value 1 and 0 respectively). Indeed t, V a (t, V ¬a) iff the signal V (a) is stable to 1 (to 0 respectively) from t on.
Implication underlies a propagation delay, i.e., t, V A → B means that, whenever, at some t , A "stabilizes" (t , V A) then, after a certain amount of time s, B will "stabilize" (t + s, V B). E.g., if V is the waveform of Figure 2 , we have 0, V (x∧y) →¬z; indeed t, V x∧y iff t ≥ t 5 and t ¬z for all t ≥ t 6 , hence the stabilization delay is at most t 6 − t 5 . We also remark that, differently from the other connectives, the validity of an implication is independent of t,
Intuitively this corresponds to the fact that an implication does not represent a property observable at a given time, but a global property expressing a behavior invariant with respect to time shift. This is what has to be expected to express delay properties.
The unary modal operator ✷ means future stabilization; e.g., for the waveform of Figure 2 , 0, V ✷x since there is a moment in the future where x stabilizes to 1, but 0, V − / −x. Validation of ∧, ∨ is defined as expected. As for the negation, the above semantics defines it as a constructive negation and the validity of ¬A is defined recursively on the structure of A (for a discussion on this negation see [11, 13] ). We remark that such a constructive understanding of the negation is essential in our approach where ¬a states the positive information "a stabilizes to 0" and is different from the usual intuitionistic understanding of negation as "a implies falsehood".
A logical characterization of stable and eventually stable waveforms is the following:
Now, to represent the classical input/output behavior of a boolean function in our semantics, we associate with an eventually stable waveform V the classical interpretation V CL done as follows: for every a ∈ S,
We remark that the above definition does not work if 0, V ✷A ∨ ¬✷A does not hold, that is if V is not eventually stable. Indeed, in our approach we do not treat the case of oscillating signals; to treat such signals a different semantics (e.g., a multi-valued semantics) should be considered.
The formal verification task of the circuit of Figure 1 consists in exhibiting a formal proof (in the adequate logic) of the formula
If our aim is only to prove the correctness of the above circuit Classical Logic is sufficient. But if we aim to extract information about the stabilization delays of the circuit from the correctness proof, we need to introduce an intensional semantics of formulas that takes into account temporal information.
Stabilization Bounds
The validation provides an interpretation of formulas as stabilization properties, but the information about stabilization delays is not explicit. To extract stabilization delays we need an analysis of all the waveforms of a behavior. To deal with delays in our logic, we use the notion of stabilization bound introduced in [7] and inspired by the evaluation forms of [11] . Evaluation forms correspond to structural truth evaluations of formulas; stabilization bounds combine both truth and timing analysis.
In [8] the information about delays is linked to the operator ✷ (indicated by in [8] ). In contrast, we interpret ✷ as a "don't care" operator and we do not associate any time information with it (the only possible delay is 0), but we associate a stabilization information with atomic formulas and with every logical connective not in the scope of the ✷ operator. A stabilization bound for a and ¬a, with a ∈ S, fixes an upper bound for the stabilization of the signal V (a). The stabilization bounds for ∧, →, ∨ are defined as in [8] , while the interpretation of ¬ and ✷ is peculiar of our approach.
Formally, we assign to every formula A of L S a set of stabilization bounds A and an equivalence relation ∼ A between elements of A , inductively on the structure of A:
The equivalence relation ∼ A is needed to cut undesired functions in the definition of B → C . Intuitively, a stabilization bound α ∈ A intensionally represents a set of waveforms V that validate A for the "same reasons" and with the "same delay bounds". Formally, let us denote with V t the waveform obtained by shifting
A waveform V validates A with stabilization bound α, and we write α, V |= A, if one of the following conditions holds.
To give an example, the INV and NAND gates of the previous section have the following sets of stabilization bounds:
A stabilization bound for INV(x, y) is, for example, the pair of identical functions (f INV , f INV ) where Analogously, the pair (f
provides an example of a data-independent stabilization bound for the NAND gate. Indeed in f − NAND , δ N is independent of t 1 (the time at which x stabilizes to 1) and of t 2 (the time at which y stabilizes to 1); in f + NAND , δ N is independent of the pair (i, t).
We point out that, in the general case, stabilization bounds represent datadependent information; e.g., a stabilization bound for NAND(x, y, z) may consist of a pair of functions (η − , η + ), where η − calculates the stabilization bound for output stable to 0 and η + for output stable to 1. It is easy to prove that validity is preserved by time shifting, i.e., α, V |= A implies α, V t |= A for every t ∈ N. Moreover, it is easy to check the following result:
Proposition 1. Let T be the following time evaluation function:
-T (t) = t, for t ∈ N; -T ((α, β)) = max{T (α), T (β)}; -T ((i, α)) = T (α), for i = 1, 2; -T (f ) = 0, with f any function.
Let V be a waveform and let A be a formula. For every t ∈ N, t, V A if and only if there is α ∈ A such that T (α) ≤ t and α, V |= A.
Proposition 1 links the intensional semantics based on stabilization bounds and the extensional semantics of Section 2. Stabilization bounds convey a detailed temporal information allowing us to model exact temporal bounds of the kind considered in [8] . In our setting exact bounds are formalized as follows. Let A be a formula, let α ∈ A and let V be a waveform; α is exact for V and A if α, V |= A and one of the following conditions holds: -A = ✷B or A = ¬✷B; -A = a or A = ¬a, with a ∈ S, and, for all t ∈ N, t, V |= A implies α ≤ t; -A = B ∧ C, α = (β, γ), β is exact for B and V , and γ is exact for C and V ; -A = B 1 ∨ B 2 , α = (k, β k ), with k ∈ {1, 2}, and β k is exact for V and B k ; -A = B → C and, for all β ∈ B , if β is exact for V and B, then α(β) is exact for V and C; -A = ¬¬B and α is exact for V and B;
, and β k is exact for V and ¬B k ; -A = ¬(B ∨ C), α = (β, γ), β is exact for V and ¬B, γ is exact for V and ¬C;
For instance, let A be the formula (x ∧ y →¬z) ∧ (¬x ∨ y → z) describing the NAND gate, and let V be the waveform of Figure 2 . Let β = (β − , β + ) where 6 . An exact stabilization bound for V and A is given by t = t 6 , which is the "exact instant" where z stabilizes to 0. We remark that such a detailed analysis cannot be accomplished using the approach of [8, 9] .
Timing Analysis of a Circuit
Let us consider the problem to compute the stabilization delays of the XOR circuit of Figure 1 . Firstly we have to provide a complete description of the components of the circuit. This means that, for every component of the circuit, we have to provide a formula A representing the component and a time bound α ∈ A which is exact for the set V of observed behaviors (the set of waveforms resulting from an experimental analysis of the component).
In our example the description is given by the formulas: We remark that such formulas uniquely characterize the structure of the circuit of Figure 1 . Indeed, NAND(e, f, g) describes the NAND gate occurring in the XOR circuit, having as inputs e and f and as output g; in turn, e is the output of the NAND gate having as input a and c, described by the formula NAND(a, c, e), and f is the output of the NAND gate having as input b and d, described by the formula NAND(b, d, f ) and so on. Hence
is the description of the circuit of Figure 1 .
As for the stabilization bounds, in our example we assume that:
-All the instances of the INV gate occurring in the circuit have the same stabilization bound (f INV , f INV ) described in (4); -All the instances of the NAND gate occurring in the circuit have the same stabilization bound (f
. Starting from this information we would like to compute an exact stabilization bound for the whole circuit. In this section we prove that such a stabilization bound can be extracted from a formal correctness proof of the circuit in a constructive calculus. Here, we use the natural deduction calculus ND described in Table 1 . ND is obtained by adding to the natural calculus for Intuitionistic Logic (see [12] ) the rules for constructive negation ¬, the rules for the modal operator ✷ and the rule KP ✷ . In Table 1 we put between square brackets the assumptions 
of the proof discharged by the application of the rule; π : {A 1 , . . . , A n } B denotes the fact that π is a proof with undischarged assumptions A 1 , . . . , A n and consequence B (for a detailed presentation of such notions see [12] ).
It is easy to check that the calculus ND formalizes a fragment of Classical Logic according to the following translation. Let H be the formula obtained by deleting from H ∈ L S all the occurrences of ✷.
B is provable in the natural deduction calculus ND Cl for Classical Logic.
Coming back to our example, if there exists a proof
in ND, then, since INV(x, y), NAND(x, y, z) and XOR(x, y, z) represent the corresponding boolean functions inv, nand and xor according to Definition 1, the input/output behavior of the XOR circuit of Figure 1 is proved to be correct. Obviously, this holds also if Π is a proof of Classical Logic. But, how we are going to show, from proofs of ND we can also extract information about the stabilization delays. In the following subsection we present the main result about the extraction of stabilization bounds form proofs of ND, and in Subsection 4.2 we apply such a result to compute the propagation delays of the XOR circuit; finally, we also show that proofs of Classical Logics are inadequate to accomplish such an analysis.
Computing Stabilization Delays
Here we describe how to associate with every proof π :
Here we denote with α an element of
The function is defined by induction on the structure of π as follows.
Assumption Introduction:
π ≡ A F π is the identity function
Conjunction Introduction: in this case π is the proof
The function F π is defined similarly for the cases corresponding to the rules I¬∨, I¬→.
Conjunction Elimination: in this case π is the proof
The function F π is defined similarly for the cases corresponding to the rules E¬∨, E¬→.
Disjunction Introduction: in this case π is the proof
The function F π is defined similarly for the case corresponding to the rule I¬∧.
Disjunction Elimination: in this case π is the proof
The function F π is defined similarly for the case corresponding to the rule E¬∧.
Implication Introduction: in this case π is the proof
Implication Elimination: in this case π is the proof
Contr: in this case π is the proof
¬¬-Introduction: in this case π is the proof
The function F π is defined similarly for the case corresponding to the rule E¬¬.
✷-Introduction: in this case π is the proof
The function F π is defined similarly for the case corresponding to the rule I¬✷.
Rule KP ✷ : in this case π is the proof
The main properties of the function F π associated with a proof π ∈ ND are given by the following result.
. . . , A n } B be a proof of the calculus ND and let
be the function associated with π. For all α 1 ∈ A 1 , . . . , α n ∈ A n , and for every eventually stable waveform V : Proof. We prove the assertion by induction on the structure of the proof π. If π only consists of an assumption introduction (the base case), then F π is the identity on A and the assertions trivially follow. The induction step goes by cases according to the last rule applied in π; here, we only consider some representative cases.
∨-elimination.
If the last rule applied in π is a ∨-elimination, π has the structure described in Point (11 
→-introduction.
In this case π has the structure described in Point (12) . First of all we must check that f is well-defined, i.e., that
we prove that f, V |= B → C. Let us take β ∈ B and t ∈ N such that β, V t |= B. We also have α 1 , V t |= A 1 , . . . , α n , V t |= A n ; since V t is eventually stable, by induction hypothesis on π 1 we can conclude that f (β),
(iii). Let α 1 be exact for V and A 1 , . . . , α n be exact for V and A n ; we prove that f = F π (α 1 , . . . , α n ) is exact for V and B → C. To this aim, let us take β ∈ B such that β is exact for V and B. By induction hypothesis, it follows that f (β) is exact for V and C, and this concludes the proof.
→-elimination.
In this case π has the structure described in Point (13) . (α k+1 , . . . , α n ) . By induction hypothesis, we have both β, V |= B and f, V |= B → C, hence f (β), V |= C and (i) is proved.
(ii). Let us suppose α 1 
. . , α n ). By induction hypothesis we have both β ∼ B β and f ∼ B→C f , and this implies that f (β) ∼ C f (β ). (iii). Suppose α 1 to be exact for V and A 1 , . . . , α n to be exact for V and A n ; let β = F π1 (α 1 , . . . , α k ) and f = F π2 (α k+1 , . . . , α n ) . By induction hypothesis, β is exact for V and B, f is exact for V and B → C; this implies that f (β) is exact for V and C.
✷-introduction.
In this case π has the structure described in Point (16).
Since V is eventually stable, there is t ∈ N such that either t, V B or t, V ¬B. Suppose that t, V ¬B. By Proposition 1, there is β ∈ ¬B such that β, V |= ¬B; by induction hypothesis on π 1 , F π1 (α 1 , . . . , α n , β) , V |= C ∧ ¬C, which implies (by Proposition 1) t , V C ∧ ¬C, where t ∈ N, a contradiction. It follows that t, V B, therefore 0, V |= ✷B. The proof of Points (ii) and (iii) is trivial.
We remark that the assumption that V is eventually stable is essential to treat the cases of ✷-introduction and ¬✷-introduction.
Summarizing, we have shown how to define, for every proof
a function F π associating with V ∈ EStable and every n-upla of stabilization bounds α 1 , . . . , α n for A 1 , . . . , A n such that α i is exact for A i and V , an exact stabilization bound for B and V . We remark that the main advantage of our approach is given by Point (iii) of Theorem 1; indeed the logical approaches to timing analysis of [1, 2, 5, 7, 8] do not allow us to compute exact time bounds.
Application to the XOR Circuit
In this subsection we apply Theorem 1 to compute the exact stabilization bounds for the XOR circuit of Figure 1 . To this aim, firstly we describe the formal correctness proof
in the calculus ND, then we show how to construct the function F Π . The proof can be constructed as follows:
where the structure of the proofs π 3 and π 6 is described below. {INV(a, d), INV(b, c), NAND(a, c, e), NAND(b, d, f ) 
Now, by definition the function associated with Π has the following form:
In general we can associate with every formula in C XOR a different stabilization bound, however, we assume that:
-All the instances of the formula INV(x, y) have the same stabilization bound ι = (ι − , ι + ); -All the instances of the formula NAND(x, y, z) have the same stabilization bound η = (η − , η + ).
With these assumptions, we can simply write
we do the same for the other functions defined hereafter.
To construct the function F π we have to consider the case of Conjunction Introduction in Point (8) . We get:
where F π3 and F π6 are the functions associated with the subproofs π 3 and π 6 . The construction goes on as follows:
Now, given a concrete stabilization bound for the INV and the NAND gates we can compute the resulting stabilization bound for the XOR circuit. Here we consider the stabilization bounds for INV and NAND given in Points (4) and (5)
As an example, let us suppose that V (a) stabilizes to 1 at time 10 and V (b) stabilizes to 0 at time 20 (see Figure 3) . The formula (a ∧ ¬b) ∨ (¬a ∧ b) → g states that V (g) must stabilize to 1, and the stabilization time is given by the exact stabilization bound t for V and g. By Theorem 1, t corresponds to the value of To conclude this section, we show that Theorem 1 essentially depends on the calculus ND and does not hold for proofs of Classical Logic. Indeed, let us consider the formulas XOR(x, y, z) of (3) and its disjunctive normal form
Clearly, XOR (x, y, z) is classically equivalent to XOR(x, y, z) and XOR (x, y, z) represents the boolean function xor : N 2 → N. Moreover, it is easy to find a proof
in the natural deduction calculus ND Cl for Classical Logic (see [12] for the description of such a calculus). On the other hand, as we show hereafter, there is no γ ∈ XOR (x, y, z) satisfying Point (i) of Theorem 1.
First of all, we remark that the set of stabilization bounds for XOR (x, y, z)
, hence a stabilization bound of this set can be written as (i, (t 1 , t 2 , t 3 )) with i ∈ {1, . . . , 4} and t 1 , t 2 , t 3 ∈ N . Now, let us consider the following stabilization bounds for the formulas of C XOR :
-Let ι = (ι − , ι + ) be the stabilization bound for all the instances of the formula INV(x, y), where ι − (t) = ι + (t) = 0 for every t ∈ N; -Let η = (η − , η + ) be the stabilization bound for all the instances of the formula NAND(x, y, z), where η − ((t 1 , t 2 )) = 0 for every t 1 , t 2 ∈ N and η + ((i, t)) = 0 for i = 1, 2 and for every t ∈ N. Now, let us assume that F Π (ι, η) = (1, (c 1 , c 2 , c 3 ) ) for some c 1 , c 2 , c 3 ∈ N. Let us consider the stable waveform V such that 
The Logics L Ef and F Cl
In this section we briefly discuss the logical properties of our semantics. Let L Ef be the logic semantically defined as follows: 
As a consequence of Theorem 1, every formula provable in the calculus ND (of Table 1 ) belongs to L Ef . This means that ND is a correct calculus for L Ef ; on the other hand we do not know if it is complete for L Ef and, as far as we know, no axiomatization for L Ef is known.
Another logic that emerges from our semantical setting is F Cl , a well-known axiomatizable non-standard intermediate logic which has strong connections with L Ef . In [10, 11] F Cl has been characterized as the smallest set of formulas closed under modus ponens containing Int, all the instances of KP ✷ and all the instances of At ✷ , where:
is the axiom schema obtained by translating the well-known Kreisel and Putnam Principle [3] into the language L S , and corresponds to the rule KP ✷ of Table 1 ; -At ✷ = ✷a → a with a ∈ S.
A valid and complete natural calculus for F Cl is the calculus ND F Cl obtained by adding to ND the rule:
In [10, 11] it is proved that F Cl is a non-standard intermediate logic with the disjunction property. Moreover, F Cl meets some important proof-theoretical properties; indeed it is interpolable and enjoys a Normal Form Theorem that can be used to reduce provability in F Cl to provability in Classical Logic. In the above quoted papers it is also illustrated the relationship between F Cl and Medvedev Logic of Finite Problems [6, 10] .
To characterize F Cl in our semantical setting, let 
The main properties of the function F t π associated with a proof π ∈ ND F Cl and with t ∈ N are given by the following result. 
Conclusion
In this paper we have shown how we can get a timing analysis with datadependent valuation of exact delays by a specialization of evaluation forms semantics [11] . There are several interesting aspects we aim to investigate in our future work.
As for the semantics here considered, we want to examine thoroughly the kind of delay information related to different formulas representing the same boolean function. As an example we remark that the ✷ operator can be used to avoid the timing analysis of the subformulas to which it applies. It is easy to see that there exists a proof Π : C XOR ✷XOR (a, b, g) in ND, and this proof guarantees (according to Definition 1) the correctness of the input/output behavior of the XOR circuit of Figure 1 . On the other hand the stabilization bounds for ✷-formulas give no information about the delays. At the same way, using ✷ in front of a formula representing a component of the circuit, we can abstract from the temporal behavior of such a component.
As for the expressiveness of our language, we observe that the nand function, we described by means of the formula NAND(x, y, z) of Point (2), can also be represented by different formulas, e.g., NAND (x, y, z) ≡ (x ∧ y →¬z) ∧ (¬x → z) ∧ (¬y → z) Actually, NAND(x, y, z) = NAND (x, y, z) , however accomplishing the analysis of the XOR circuit using NAND (x, y, z) we obtain essentially the same results, e.g., also in this case we obtain the diagram of Figure 3 .
Another aspect we aim to investigate is the extension of our language by other modal operators as the Lax operator of [8] .
Finally, we remark that the semantical setting of evaluation forms supports a variety of specializations that preserve the Soundness Theorem, that is the fundamental result to compute stabilization bounds with proofs. In this paper we have studied a specialization of evaluation forms semantics directly inspired by [7, 8] ; our aim is to investigate other specializations of evaluation forms semantics and their relation with timing analysis models.
